Jul 20, 2023

Circuit Validity Checker

CVC Circuit Validity Checker. Voltage aware ERC checker for CDL netlists.


  • Input netlist format is Calibre LVS CDL Mentor, a Siemens business
  • Checks netlists with up to 4B devices 2^32.
  • Power and device parameters from Microsoft Excel
  • Hierarchical power files possible
  • Ability to differentiate models by parameters
  • Setup option to list models and power nets
  • All rules are automated. No need to write rule files.
  • Interactive netlist analyzer
  • Script execution available
  • Automatic subcircuit debug environment creation
  • GUI to record error analyses results

Checkout these related ports:
  • Zcad - Simple CAD program
  • Z88 - Compact Finite Element Analysis System
  • Yosys - Yosys Open SYnthesis Suite
  • Yosys-systemverilog - SystemVerilog support for Yosys
  • Xyce - Xyce electronic simulator
  • Xcircuit - X11 circuit schematics drawing program
  • Veryl - Veryl A modern Hardware Description Language (HDL)
  • Veroroute - PCB (printed circuit board) design software
  • Verilog-mode.el - Emacs lisp modules for the Verilog language
  • Verilator - Synthesizable Verilog to C++ compiler
  • Uranium - Python framework for 3D printing applications
  • Uhdm - Universal Hardware Data Model
  • Tochnog - Free explicit/implicit Finite Element Program
  • Tkgate - Event driven digital circuit simulator
  • Sweethome3d - Free interior 3D design application