RECENT POSTS

Do you have GDPR compliance issues ?

Check out Legiscope a GDPR compliance software, that will save you weeks of work, automating your documentation, the training of your teams and all processes you need to keep your organisation compliant with privacy regulations

Chipvault

Jul 20, 2023

Project organizer for VHDL and Verilog RTL hardware designs

ChipVault is a VHDL and Verilog Chip Design Organization tool which improves design efficiency by

  • Providing the ability to Navigate and Edit files Hierarchically.
  • Automatically generating Schematic Component Port views of VHDL and Verilog RTL files.
  • Automating RTL instantiation and template generation.
  • Providing Revision Control designed for HW, not SW development.
  • Supporting External Tool Hooks bottom-up vcoms,etc.
  • Providing an Issue Tracking Log with sorting.
  • Providing Netlist sorting and hierarchy viewing.
  • Supporting web-sharing of RTL files both encrypted and clear.
  • Fast and Nimble.
Checkout these related ports:
  • Zcad - Simple CAD program
  • Z88 - Compact Finite Element Analysis System
  • Yosys - Yosys Open SYnthesis Suite
  • Yosys-systemverilog - SystemVerilog support for Yosys
  • Xyce - Xyce electronic simulator
  • Xcircuit - X11 circuit schematics drawing program
  • Veryl - Veryl A modern Hardware Description Language (HDL)
  • Veroroute - PCB (printed circuit board) design software
  • Verilog-mode.el - Emacs lisp modules for the Verilog language
  • Verilator - Synthesizable Verilog to C++ compiler
  • Uranium - Python framework for 3D printing applications
  • Uhdm - Universal Hardware Data Model
  • Tochnog - Free explicit/implicit Finite Element Program
  • Tkgate - Event driven digital circuit simulator
  • Sweethome3d - Free interior 3D design application