uhdm
1.84Universal Hardware Data Model
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. libuhdm implements the hardware object model standardized in: IEEE 1800.1-2017 chapter 37: VPI object model.
Origin: cad/uhdm
Category: cad
Size: 8.21MiB
License: APACHE20
Maintainer: yuri@FreeBSD.org
Dependencies: 1 packages
Required by: 1 packages
Website: github.com/chipsalliance/UHDM
$
pkg install uhdmDependencies (1)
Required By (1 packages)
More in cad
opencascade7.9.3_2
Open CASCADE Technology, 3D modeling & numerical simulationscotch6.0.4.a7_6
Package for graph and mesh partitioning and sparse matrix orderingcsxcad0.6.3_7
C++ library to describe geometrical objectskicad9.0.7,2
Schematic and PCB editing softwarekicad-develr20251216162640_1
Schematic and PCB editing softwarelibrnd4.4.0
Flexible, modular two-dimensional CAD enginengspice_rework-shlib44.2
Mixed-signal circuit simulator derived from Spice and Cideryosys0.60
Yosys Open SYnthesis Suitegtkwave3.3.126
Electronic Waveform Vieweriverilog12.0_2
Verilog simulation and synthesis tool