py311-vunit-hdl
4.7.0Open source unit testing framework for VHDL/SystemVerilog
VUnit is an open source unit testing framework for VHDL/SystemVerilog. It features the functionality needed to realize continuous and automated testing of your HDL code. VUnit doesn't replace but rather complements traditional testing methodologies by supporting a test early and often approach through automation. Read more about VUnit.
Origin: cad/py-vunit-hdl
Category: cad
Size: 8.09MiB
License: MPL20
Maintainer: yuri@FreeBSD.org
Dependencies: 2 packages
Required by: 0 packages
Website: vunit.github.io
$
pkg install py311-vunit-hdlDependencies (2)
More in cad
opencascade7.9.3_2
Open CASCADE Technology, 3D modeling & numerical simulationscotch6.0.4.a7_6
Package for graph and mesh partitioning and sparse matrix orderingcsxcad0.6.3_7
C++ library to describe geometrical objectskicad9.0.7,2
Schematic and PCB editing softwarekicad-develr20251216162640_1
Schematic and PCB editing softwarelibrnd4.4.0
Flexible, modular two-dimensional CAD enginengspice_rework-shlib44.2
Mixed-signal circuit simulator derived from Spice and Cideryosys0.60
Yosys Open SYnthesis Suitegtkwave3.3.126
Electronic Waveform Vieweriverilog12.0_2
Verilog simulation and synthesis tool